PTC/SE/06A (08-00)
Approved for use through 10/31/2002, OMB 0651-0031
Palent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

	Other one (approximent	INDUCTION ACT OF 1995, NO DE	techs are reci	mised to seebound to a corection	n or exormation unless it displays a valid OM	R COURS URLUDER
		· · · · · · · · · · · · · · · · · · ·			Complete # Known	
	Substitute for	Form 1449A/PTO		Application Number	09/976,983	0
	INFORMATIO	N DISCLOSURE		Filling Date	19/12/2001	
		BY APPLICANT		First Named Inventor	Xisowel Deng, et al.	- œ <u></u>
	A:VIEWE:	DI AII LIOAN		Group Art Unit	25/5	0 G
	(use as many s	heets as necessary		Examine: Name	PHAN	36
neet	1	d		Attorney Docket No.	TI-31071	1

	U.S. PATENT DOCUMENTS								
	Cite No	L: S. Patent Document		Name of Patentee	Date of Pub.				
Exam Initials*		Number	Kind Code ² (if known)	or Applicant of Cited Doc	of Cried Doc. (mm-dd-yyyy)	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear			
TP _	- 84	6.044,011		MARR et al	03/28/2000	365/154			
	AB								
_ ·	AC								
	AU								
	AE								
	AF								
	AG								
	AH								
	Al								
	AJ								

					FOREIGN PATER	T DOCUMENTS		
Exam. Initials*	Cite No 1	Foreign Palent Document			Name of Patentee	Date of Pub		
		Office ³	Number ⁴	Kind Code ² (if known)	or Applicant of Cited Doc.	of Cited Doc. (mm-dd-yyyy)	Pages, Columns, Unes, Where Relevant Passages or Relevant Figures Appear	Τ*
	BA							
	88							
	BC							
	80							
	ÐE							
	BF							
	80							
	_BH							
	81							

		OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS	
Exam Initials*	Cite No	Include name of the author (in CAPITAL LETTERS), site of the article (when appropriate), title of the dem (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	τ²
772	CA	NODA, K., et al., "A 1 9-pm" Loadless CMQS Four-Transistor SRAM Cell in a Q 16-pm Logic Technology," 1998 IEEE, pp. 643-646	
77	СВ	NODA, K., "An Ultra-High-Density High-Speed Loadless Four-Transistor SRAM Macro with a Dual-Layered Twisted Bit-Line and a Triple-Webl Shield," 2000 IEEE Custom Integrated Circuits Conference, pp. 283-286	
TP	cc	TAKEDA, KOICHI, et al., "A 16Mb 400MHz Loadless CMOS Four-Translator SRAM Macro," 2000 IEEE International Solid-State Circuits Conterence, 2/8/2000, Digest of Technical Papers, pp. 264-265	
TP	CO	MASUOKA, S., et al., "A 0.99-μm ³ Loadless Four-Transistor SRAM Cell in 0.13-μm Generation CMOS Technology," IEEE 2000 Symposium on VLSI Technology, Digest of Technology, Dig	
	CE		
	CF		
	CG		
	CH		
	CI		
	Cy		

Examiner	~ \	Qate 2.4
1 .	licono Phan	1 1/// (2)
Signature	11000	Considered 74/02.

^{*}EXAMPLER Initial if reference considered, whether or not clation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered, include copy of this form with next communication to applicant.

^{*}Unique citation designation number = *Applicant is to place a check mark here if English Translation is affached